IIT JODHPUR & TTTC INDIA PRESENTS

VLSI TEST WORKSHOP



tute of Techn

Key Features

- Design for Testing
- 🥑 Scan-Based Testing
- Scan Compression
- Test Standards
- 🤣 Memory Testing
- 🤣 Test Diagnosis
- 🤣 Fault Modeling

iiii 14th to 16th February, 2025O9:00AM to 06:00PM

⊘ IIT Jodhpur

Perks

- Learn from Industry Leaders
- ✓ Career Guidance
- Hands-on session with Industry Standard Tools
- Internship/Placement Opportunities

Click here or scan the QR code to Register

REGISTRATION

IIT Jodhpur Participants	Rs. 500/-
UG/PG Students	Rs. 1,000/-
Faculty	Rs. 2,000/-
Industry Professionals	Rs. 3,000/-

- Includes Registration Kit, Refreshment & Lunch
- Participation Certificate
- Limited seats based on FCFS basis
- Accommodation in student hostels to limited participants, subject to availability, on a paid basis.



INDUSTRY SPEAKERS



KAMLESH PANDEY Founder & CEO, Krivya Semicon Pvt. Ltd.



SUBHADIP KUNDU Senior Staff Engineer, Qualcomm



SARTHAK SINGHAL Technology Enablement Engineer Siemens EDA



ABHISHEK CHAUDHARY

Principal Member of Technical Staff, AMD

ORGANIZING COMMITTEE

Dr. Binod Kumar Dr. Bhupendra Singh Reniwal IIT Jodhpur

PATRON

Prof. Bharat Singh Rajpurohit Head, Department of Electrical Engineering, IIT Jodhpur

For more details, please contact

Ms. Subharthi Roy (7640978510) Mr. Ashutosh Rahangdale (8349390047)



EVENT SCHEDULE

14th February 2025, Friday

09:30AM-10:00AM	Inauguration & Introduction
10:00AM-11:00AM	Introducing Design for Test-1
11:00AM-11:30AM	Networking over tea/coffee
11:30AM-01:00PM	Introducing Design for Test-2
01:00PM-02:00PM	Networking over lunch
02:00PM-03:30PM	Scan Based Testing
03:30PM-03:45PM	Tea/coffee break
03:45PM-05:30PM	Test Standards
05:30PM-06:30PM	DFT as a career

15th February 2025, Saturday

09:00AM-11:00AM	Scan compression, logic BIST
11:00AM-11.30AM	Tea/coffee break
11.30AM-01:00PM	Memory Testing
01:00PM-02:00PM	Networking over lunch
02:00PM-03:15PM	Fault models
03:15PM-03:30PM	Tea/coffee break
03:30PM-04:30PM	Test Diagnosis
04.30PM-06:00PM	Lab Session – 1

16th February 2025, Sunday

09:00AM-11:00AM	Lab Session - 2
11:00AM-11.30AM	Tea/coffee break
11.30AM-01:00PM	Lab Session – 3
01:00PM-02:00PM	Networking over lunch
02:00PM-03:30PM	Open house and conclusion
03:30PM-03:45PM	Goodbye tea with networking

VLSI TEST WORKSHOP

